Analyses of crack growth along interface of patterned wafer-level Cu–Cu bonds

نویسندگان

  • Viggo Tvergaard
  • John W. Hutchinson
چکیده

A preliminary theoretical study is carried out of the role of micron-scale patterning on the interface toughness of bonded Cu-to-Cu nanometer-scale films. The work is motivated by the experimental studies of [Tadepalli, R., Turner, K.T., Thompson, C.V., 2008b. Effects of patterning on the interface toughness of wafer-level Cu–Cu bonds. Acta Materialia 56, 438–447; Tadepalli, R., Turner, K.T., Thompson, C.V., 2008c. Mixed-mode interface toughness of wafer-level Cu–Cu bonds using asymmetric chevron test. J. Mech. Phys. Solids 56, 707–718.] wherein 400 nm Cu films were deposited in a variety of patterns on Si wafer substrates. Specimens were then produced by bringing the Cu surfaces into contact creating thermocompression bonds. Interface toughness of these specimens was experimentally measured. The present study focuses on interface patterns comprised of bonded strips, called lines, alternating with lines of unbonded interface, all aligned parallel to the crack front. The interface toughness model employs a cohesive zone to represent separation of the interface and J2 flow theory of plasticity to characterize the Cu films. Remote mode I loading is imposed on the elastic Si substrates. The computational model provides the resistance curve of macroscopic crack driving force versus crack advance as dependent on the work of separation and strength of the interface as well as the pattern geometry and the parameters controlling the plasticity of the Cu films. Plasticity in the Cu films makes a major contribution to the macroscopic interface toughness measured by Tadepalli, Turner and Thompson. Highlighted in this study is the difficulty of accurately representing plastic yielding in the thin films and the challenge of capturing the full range of scales in a computational model. 2009 Elsevier Ltd. All rights reserved.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A fast test technique for life time estimation of ultrasonically welded Cu-Cu interconnects

In this research the quality of the interconnects of the ultrasonically welded Cu terminals to the Cu substrate in the IGBT-module has been investigated. An ultrasonic resonance fatigue system in combination with a laser Doppler vibrometer and a special specimen design was used for shear fatigue testing of these large ultrasonic Cu–Cu welds (about 0.5 cm). Fatigue life curves up to 10 loading c...

متن کامل

Via-First Inter-Wafer Vertical Interconnects utilizing Wafer-Bonding of Damascene-Patterned Metal/Adhesive Redistribution Layers

Three-dimensional (3D) integration with through-die vias offer improved electrical performance compared to edgeconnected wire bonds in stacked-die assemblies. Monolithic wafer-level 3D integration offers the potential for a high density of micron-sized through-die vias necessary for highest performance of integrated systems. In addition, such wafer-level technologies offer the potential of lowe...

متن کامل

Wafer-level Cu-Cu bonding technology

0026-2714/$ see front matter 2011 Elsevier Ltd. A doi:10.1016/j.microrel.2011.04.016 ⇑ Corresponding author. E-mail address: [email protected] (K.-N. C Semiconductor industry currently utilizes copper wafer bonding as one of key technologies for 3D integration. This review paper describes both science and technology of copper wafer bonding with regard to present applications. The classifi...

متن کامل

Packaging Effect on Reliability of Cu/ Low k Damascene Structures

In this study, 3D finite element analysis (FEA) based on a multilevel sub-modeling approach in combination with highresolution moiré interferometry was employed to examine the packaging effect on low k interconnect reliability. First, 3D FEA was used to analyze the thermal deformation for a flipchip package and verified with high-resolution moiré interferometry. Then multi-level sub-modeling wa...

متن کامل

Failure analysis of through-silicon vias in free-standing wafer under thermal-shock test

0026-2714/$ see front matter 2012 Elsevier Ltd. A http://dx.doi.org/10.1016/j.microrel.2012.06.140 ⇑ Corresponding author. E-mail address: [email protected] Through-silicon vias (TSVs), being one of the key enabling technologies for three dimensional (3D) integrated circuit (IC) stacking, silicon interposer technology, and advanced wafer level packaging (WLP), has attracted tremend...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2009